

CiteSeer Find: (vhdl OR hdl) and evolutionary and

Documents

Citations

Searching for (vhdl or hdl) and evolutionary and algorithm.

Restrict to: Header Title Order by: Expected citations Hubs Usage Date Try: Amazon B&N

Google (RI) Google (Web) CSB DBLP

6 documents found. Order: number of citations.

Promises and Challenges of Evolvable Hardware - Yao (1996) (Correct) (15 citations) approach is the evolution of a binary adder using HDL (Hard ware Description Language) programs [11] environment. At present, almost all EHW uses an evolutionary algorithm (EA) as their main adaptive At present, almost all EHW uses an evolutionary algorithm (EA) as their main adaptive mechanism. One of www.cs.adfa.oz.au/pub/xin/smc097-04-0453.ps.gz

One or more of the query terms is very common - only partial results have been returned. Try Google (RI).

Automated Design Of Both The Topology And Sizing Of Analog.. - John Koza (1996) (Correct) (11 citations) circuits using a hardware description language (HDL)In DARWIN (Kruiskamp and Leenaerts 1995)opamp mutation to create offspring. This automated evolutionary process produces both the topology of the opamp circuits are designed using the genetic algorithm (Holland 1975) In creating the initial www.genetic-programming.com/AID96.ps

Four Problems for which a Computer Program Evolved by Genetic.. - Koza (1996) (Correct) (7 citations) circuits using a hardware description language (HDL)The design of analog circuits and mixed how an analog of the naturallyoccurring evolutionary process can be applied to solving scientific problems using what is now called the genetic algorithm. The books Genetic Programming: On the www.genetic-programming.com/icec-96.ps

The 'Evolvable Motherboard' - A Test Platform for the Research of .. - Layzell (1998) (Correct) (2 citations) in their Hardware Description Language (HDL) which promotes the repetition of evolved use. 1 Introduction Research into the use of evolutionary algorithms (EAs) for the optimisation and Research into the use of evolutionary algorithms (EAs) for the optimisation and solution of ftp.cogs.susx.ac.uk/pub/reports/csrp/csrp479.ps.Z

A New Optimization Technique for Improving Resource.. - Landwehr, Marwedel (1997) (Correct) (1 citation) in a hardware description language such as VHDL [9]This behavioral description forms the basis presented in this paper. An approach based upon evolutionary programming for an area efficient design of optimization problems. We introduce a genetic algorithm with a new chromosomal representation of data ls12-www.informatik.uni-dortmund.de/publications/papers/1997-isss.ps.gz

Synthesis of Communicating Controllers for Concurrent.. - Niemann Marwedel (1998) (Correct) The way of specifying systems (based on a subset of VHDL) and the partitioning algorithms have been problem, e.g. dy namic programming, evolutionary strategies, mixed integer linear programming has been explored intensively, using different algorithms to solve this complex optimization problem, ls12-www.informatik.uni-dortmund.de/publications/papers/1998-date-niemann.ps.gz

Try your query at: Amazon Barnes & Noble Google (RI) Google (Web) CSB DBLP

CiteSeer.IST - Copyright NEC and IST



CiteSeer Find: (vhdl OR hdl) AND (evolutionary Documents

Citations

Searching for (vhdl or hdl) and (evolutionary or genetic).

Restrict to: Header Title Order by: Expected citations Hubs Usage Date Try: Amazon B&N

Google (RI) Google (Web) CSB DBLP

108 documents found. Order: number of citations.

Implementation Approaches for Reconfigurable Logic Applications - Hutchings, Wirthlin (1995) (Correct) (19 citations)

[3] B. L. Hutchings and M. J. Wirthlin. Implementation approaches for splish.ee.byu.edu/docs/oxford rtr.ps.gz

Promises and Challenges of Evolvable Hardware - Yao (1996) (Correct) (15 citations) approach is the evolution of a binary adder using HDL (Hard ware Description Language) programs [11] environment. At present, almost all EHW uses an evolutionary algorithm (EA) as their main adaptive hardware. According to different EAs, e.g.genetic algorithms (GAs)genetic programming (GP) www.cs.adfa.oz.au/pub/xin/smc097-04-0453.ps.gz

Modular Domain Specific Languages and Tools - Hudak (1998) (Correct) (15 citations) and parsing programs, PERL for text ma nipulation, VHDL for hardware description, TeX and LaTex for programming language features. Indeed, a common evolutionary path of DSL design is to begin with mod est www.cs.yale.edu/HTML/YALE/CS/HyPlans/hudak-dir/icsr98.ps

HGA: A Hardware-Based Genetic Algorithm - Scott (1994) (Correct) (14 citations) Corporation, Wilsonville, Oregon. AutoLogic VHDL Synthesis Guide, 1993. 18] Mentor Graphics design entry methods like this are only feasible if HDL synthesis tools are available. If one wants to go 102 [19] Heinz Muhlenbein. Evolutionary algorithms: Theory and applications. ftp.cs.unl.edu/pub/TechReps/UNL-CSE-94-020.ps.gz

Automated Design Of Both The Topology And Sizing Of Analog.. - John Koza (1996) (Correct) (11 citations) circuits using a hardware description language (HDL)In DARWIN (Kruiskamp and Leenaerts 1995)opamp mutation to create offspring. This automated evolutionary process produces both the topology of the And Sizing Of Analog Electrical Circuits Using Genetic Programming John R. Koza, Forrest H Bennett lii, www.genetic-programming.com/AID96.ps

A Hardware Genetic Algorithm for the Traveling Salesman Problem.. - Graham (1995) (Correct) (9 citations) [3] P. Graham and B. Nelson, A hardware genetic algorithm for the traveling salesman problem on England, pp. 352-361, August 1995. A Hardware Genetic Algorithm for the Traveling Salesman Problem on splish.ee.byu.edu/docs/spga.ps.gz

A Hardware Engine for Genetic Algorithms - Scott, Seth, Samal (1997) (Correct) (7 citations) as a proofofconcept system. It was designed using VHDL to allow for easy scalability. It is designed to spC compiler [19]Flamel [20]Cyber [21]or an HDL synthesizer such as IBM's HIS system [22] or using a genetic algorithm, in Progress in Evolutionary Computation, X. Yao, Ed. Berlin, 1995, pp. ftp.cse.unl.edu/pub/TechReps/UNL-CSE-97-001.ps.gz

A Synthesizable VHDL Coding of a Genetic Algorithm - Scott, Seth, Samal (1997) (Correct) (7 citations) A Synthesizable VHDL Coding of a Genetic Algorithm Technical Report inputs and outputs. For example, in the file fitness.hdl, ain is an input (due to the keyword IN)is of algorithm. In X. Yao, editor, Progress in Evolutionary Computation, pages 109-126, Berlin, 1995. www.cse.unl.edu/~sscott/research/papers/UNL-CSE-97-009.ps.gz

Toward Evolution of Electronic Animals Using Genetic Programming - John Koza (Correct) (7 citations) circuits using a hardware description language (HDL)The design of analog circuits and mixed The usersupplied fitness measure drives the evolutionary process. In general, the fitness measure may Toward Evolution of Electronic Animals Using Genetic Programming John R. Koza Computer Science Dept. www.genetic-programming.com/alife-animals-96.ps

Four Problems for which a Computer Program Evolved by Genetic.. - Koza (1996) (Correct) (7 citations) circuits using a hardware description language (HDL)The design of analog circuits and mixed how an analog of the naturallyoccurring evolutionary process can be applied to solving scientific Problems for which a Computer Program Evolved by Genetic Programming is Competitive with Human www.genetic-programming.com/icec-96.ps

<u>Testability analysis and ATPG on behavioral RT-level VHDL - Como, Prinetto, Reorda (1997)</u> (Correct) (5 citations)

Testability Analysis And Atpg On Behavioral Rt-Level VhdI Fulvio Corno, Paolo Prinetto, Matteo Sonza Reorda

evaluation, etc. more and more resort to behavioral HDL descriptions. The main reason why testability cycle. A prototype tool called RAGE (RT-level **genetic** Algorithm for test pattern GEneration) is used www.cad.polito.it/pap/db/itc97.ps.gz

<u>An Implementation of GEM -- supporting a semantic data.. - Shalom Tsurl Carlo (1984)</u> (Correct) (4 citations)

[26] Shalom Tsur and Carlo Zaniolo. An implementation of gem-www.cs.ucla.edu/~zaniolo/papers/sigmod94.pdf

<u>A VHDL Error Simulator for Functional Test Generation - Alessandro Fin Franco (2000)</u> (Correct) (3 citations)

A VHDL Error Simulator for Functional Test Generation

by means of a hardware description language (HDL)such as VHDL [7] or Verilog [8]Such techniques www.sigda.org/Archives/ProceedingArchives/Date/Date2000/papers/2000/date00/htmfiles/sun_sgi/../../pdffiles/05

Exploiting Behavioral Information in Gate-level ATPG - Silvia Chiusano Fulvio (1999) (Correct) (3 citations) by the relative simplicity of behavioral-level VHDL primitives with respect to the one available in of a design, and because of the similarity between HDL description and software program, we derived Synthesis, High Level Test, Software Testing, Genetic Algorithms, Simulated Annealing Abstract This www.cad.polito.it/pap/db/jetta98.ps.gz

Hardware Software Partitioning with Integrated Hardware.. - Vinoo Srinivasan Shankar (1998) (Correct) (3 citations)

and a software code segment. In our case, we use vhdl and c to rep resent the hardware and software presents a **Genetic** Algorithm (ga) 15] based **evolutionary** approach to hardwaresoftware partitioning and hardware design space exploration. We propose a **genetic** algorithm which performs hardware software www.ece.uc.edu/~ddel/publications/srinivasan-date-98.ps


Armstrong III: A Loosely-Coupled Parallel Processor .. - Wazlowski, Smith.. (1996) (Correct) (3 citations) x 16 crossbar switch. Applications are developed in VHDL. Many applications have been implemented on the been implemented on the Splash 2 system including genetic database searches and realtime imageprocessing

ftp.lems.brown.edu/pub/arm/papers/tech_rep94_2.ps.gz

Evolvable Hardware with Genetic Learning - Tetsuya Higuchi (1994) (Correct) (3 citations) the gatelevel hardware evolution [2,6] and the HDL (Hard ware Description Language) level hardware Evolvable Hardware with Genetic Learning \Lambda Tetsuya Higuchi (EHW)The adaptation process is a combination of genetic learning with reinforcement learn ing. A first jisp.cs.nyu.edu/RWC/rwcp/papers/1994/A-21_067.ps.gz

Explorer: An Interactive Floorplanner for Design Space.. - Esbensen, Kuh (1996) (Correct) (2 citations) approach described in [3]EURO-DAC '96 with EURO-VHDL '96 0-89791-848-7/96 \$4.00 1996 IEEE 2 Problem Abstract An interactive floorplanner based on the **genetic** algorithm is presented. Layout area, aspect the problem [7]3) Explorer is based on the **genetic** algorithm (GA)since it is particularly well herkules.informatik.tu-chemnitz.de/proceedings/eurodac-96/papers/1996/eurdac96/htmfiles/sun_sgi/../../pdffiles/d

High-Level Observability for Effective High-Level ATPG - Fulvio Corno Matteo (2000) (Correct) (2 citations)



First 20 documents Next 20

Try your query at: Amazon Barnes & Noble Google (RI) Google (Web) CSB DBLP

CiteSeer.IST - Copyright NEC and IST